Interrupt Latency Calculator
Calculate the total interrupt response latency from detection to start of ISR execution.
Cycles to synchronize the interrupt signal
Push registers to stack
Interrupt Latency
277.8 ns
Interrupt Latency vs CPU Clock
Understanding Interrupt Latency
Interrupt latency is the delay from when an interrupt occurs to when the ISR begins executing.
Components
Total Cycles = Sync + Pipeline Flush + Context Save + Vector Fetch
Latency (ns) = Total Cycles / Clock Frequency x 10^9
Breakdown
ARM Cortex-M3/M4 processors achieve 12 cycles total. Simpler 8-bit MCUs may take 4-6 cycles.
Example Calculation
72 MHz ARM Cortex-M: 2 sync, 3 pipeline, 12 context save, 3 vector fetch.
- 01Total cycles: 2 + 3 + 12 + 3 = 20
- 02Latency: 20 / 72e6 x 1e9 = 277.8 ns
- 03Max interrupt rate: 72e6 / 20 = 3,600,000 Hz
Frequently Asked Questions
Learn More
Ohm's Law Guide
A complete guide to Ohm's Law. Learn the relationship between voltage, current, and resistance, with practical examples, the power triangle, and circuit analysis tips.